



Answer the following questions:

Q1: Complete the following sentences:

- i. The family of FET transistors may be divided into: and
- ii. The MOSFET has a physical channel between the drain and source.
- iii. The high input resistance of a JFET is due to
- iv. The non-inverting configuration has a gain greater than or equally.....
- v. The..... detectors can be used to produce a square wave from a sine wave.
- vi. The feedback element in an integrator is
- vii. The bandwidth of the ideal op amp is approximately equal to
- viii. The input stage of every op amp isamplifier.
- ix. When same signals are applied to the inputs of a differential amplifier it known as.....
- x. The input differential resistance of BJT differential amplifier is equal to
- xi. is a measure of a differential amplifier's ability to reject common mode signal.

Q2: (a) the NMOS transistors in the circuit of Fig. (1) have $V_t = 1V$, $\mu_n C_{ox} = 120 \mu A/V^2$, $\lambda = 0$, and $L_1=L_2= L3 = 1\mu m$. Find the required values of gate width for each of Q_1 , Q_2 , and Q_3 to obtain the voltages and current values indicated.

(b) Find the input resistance of the circuit shown in Fig.(2). Assuming ideal op amp, $R_1= 10 k\Omega$, $R_2= 100 k\Omega$, and $R_3= 5 k\Omega$.

Q3: A common gate amplifier using an n-channel E-MOS transistor for which $g_m=5mA/V$, shown in Fig.(3), has $R_D=5K\Omega$, and $R_L=2 K\Omega$. The amplifier is driven by voltage source having a 200Ω resistance. What are the input resistance and the overall voltage gain of the amplifier? If the circuits allow a bias current increase by a factor of 4 while maintaining linear operation, what do the input resistance and voltage gain become?

Q4: The two op amps in the circuit shown in fig.(4) are ideal. Find v_o , i_x and i_o .

Q5: Find the overall voltage gain v_o/v_s and the differential input resistance of the amplifier shown in fig. (5). Assuming $\beta = 100$.

PTO




Fig.(1)




Fig.(2)




Fig.(3)




Fig.(4)




Fig.(5)

BEST WISHES

Hossam Labib




Model Answer

Q1: Complete the following sentences:

- i. The family of FET transistors may be divided into: Junction FET (JFET) and Metal-Oxide-Semiconductor FET (MOSFET)
 - ii. The depletion MOSFET has a physical channel between the drain and source.
 - iii. The high input resistance of a JFET is due to the reverse-biased gate source junction.
 - iv. The non-inverting configuration has a gain greater than or equally one.
 - v. The zero crossing detectors can be used to produce a square wave from a sine wave.
 - vi. The feedback element in an integrator is a capacitor.
 - vii. The bandwidth of the ideal op amp is approximately equal to ∞ .
 - viii. The input stage of every op amp is a differential amplifier.
 - ix. When same signals are applied to the inputs of a differential amplifier it known as common mode signal.
 - x. The input differential resistance of BJT differential amplifier is equal to $(1+\beta)2r_c$
 - xi. CMRR is a measure of a differential amplifier's ability to reject common mode signal.
-

Q2: (a) the NMOS transistors in the circuit of Fig. (1) have $V_t = 1V$, $\mu_n C_{ox} = 120 \mu A/V^2$, $\lambda = 0$, and $L_1 = L_2 = L_3 = 1 \mu m$. Find the required values of gate width for each of Q_1, Q_2 , and Q_3 to obtain the voltages and current values indicated.



Solution

$$I_{D1} = I_{D2} = I_{D3} = 120 \mu A$$

For Q_1

$$V_{S1} = 0 \text{ V} \quad \& \quad V_{G1} = V_{D1} = 1.5 \text{ V}$$

$$V_{GS1} = V_{G1} - V_{S1} = 1.5 \text{ V}$$

$$V_{DS1} = V_{D1} - V_{S1} = 1.5 \text{ V}$$

$$V_{DS1}|_{sat} = V_{GS1} - V_t = 1.5 - 1 = 0.5 \text{ V}$$

$\therefore V_{DS1} > V_{DS1}|_{sat} \quad \therefore Q_1$ in Saturation Region

$$I_{D1} = K_1 (V_{GS1} - V_t)^2$$

$$K_1 = \frac{I_{D1}}{(V_{GS1} - V_t)^2} = \frac{120 \mu A}{(0.5)^2} = 480 \mu A/V^2$$

$$\therefore K_1 = \frac{1}{2} \mu_n C_{ox} \frac{W_1}{L_1} \Rightarrow W_1 = \frac{2 K_1 L_1}{\mu_n C_{ox}}$$

$$W_1 = \frac{2 * 480 * 10^{-6} * 1 * 10^{-6}}{120 * 10^{-6}} = 8 \mu m$$

For Q_2

$$V_{S2} = 1.5 \text{ V} \quad ; \quad V_{G2} = V_{D2} = 3.5 \text{ V}$$

$$V_{GS2} = V_{G2} - V_{S2} = 3.5 - 1.5 = 2 \text{ V}$$

$$V_{DS2} = V_{D2} - V_{S2} = 3.5 - 1.5 = 2 \text{ V}$$

$$V_{DS2}|_{sat} = V_{GS2} - V_t = 2 - 1 = 1 \text{ V}$$

$V_{DS2} > V_{DS2}|_{sat} \Rightarrow Q_2$ in Saturation Region

$$K_2 = \frac{I_{D2}}{(V_{GS2} - V_t)^2} = \frac{120 \mu A}{(1)^2} = 120 \mu A/V^2$$

$$W_2 = \frac{2 K_2 L_2}{\mu_n C_{ox}} = \frac{2 * 120 * 10^{-6} * 10^{-6}}{120 * 10^{-6}} = 2 \mu m$$

For Q_3 $V_{S3} = 3.5 \text{ V}$; $V_{G3} = V_{D3} = 5 \text{ V}$


$V_{GS3} = V_{G3} - V_{S3} = 5 - 3.5 = 1.5 \text{ V} = V_{DS3} \Rightarrow Q_3$ in Saturation

$$K_3 = \frac{I_{D3}}{(V_{GS3} - V_t)^2} = \frac{120 \mu A}{(0.5)^2} = 480 \mu A/V^2$$

$$\Rightarrow W_3 = W_1 = 8 \mu m \quad (2)$$

Q2: (b) (6 points)


Find the input resistance R_{in} of the circuit shown. Assume ideal op amp. and $R_1 = 10\text{ K}\Omega$, $R_2 = 100\text{ K}\Omega$, $R_3 = 5\text{ K}\Omega$.



Solution

Apply KVL voltage and evaluate the KCL current I_{in} thus

$$R_{in} = \frac{V_{in}}{I_{in}}$$



at node ①

$$I_{in} = I_2 + I_3 \quad ; \quad I_1 = I_2 = 0$$

$$I_{in} = I_3 = \frac{V_{in} - V_0}{R_3} \rightarrow \textcircled{1} \quad ; \quad V^+ = V^- = V_{in}$$

at node ②

$$I_5 = I_4 + I_1 \quad ; \quad I_1 = 0$$

$$I_5 = I_4 \Rightarrow \frac{V_1 - 0}{R_1} = \frac{V_0 - V_1}{R_2}$$

$$\frac{V_{in}}{R_1} = \frac{V_0 - V_{in}}{R_2} \Rightarrow V_{in} \left(\frac{1}{R_1} + \frac{1}{R_2} \right) = \frac{V_0}{R_2}$$

$$V_0 = V_{in} \left(1 + \frac{R_2}{R_1} \right) \rightarrow \textcircled{2}$$

$$\text{From } \textcircled{1} \Rightarrow I_{in} = \frac{V_{in}}{R_3} - \frac{V_0}{R_3} = \frac{V_{in}}{R_3} - \frac{V_{in}}{R_3} \left(1 + \frac{R_2}{R_1} \right)$$


$$I_{in} = \frac{V_{in}}{R_3} \left(1 - 1 - \frac{R_2}{R_1} \right) = \frac{V_{in}}{R_3} \left(-\frac{R_2}{R_1} \right)$$

$$\therefore R_{in} = \frac{V_{in}}{I_{in}} = -R_3 \left(\frac{R_1}{R_2} \right) \quad \left[\text{this circuit is called negative impedance converter (NIC)} \right]$$

$$R_{in} = - \left(\frac{5\text{ K} \times 10\text{ K}}{100\text{ K}} \right) = -0.5\text{ K}\Omega$$

③-

Q3: A common gate amplifier using an n-channel E-MOS transistor for which $g_m = 5 \text{ mA/V}$, shown in Fig., has $R_D = 5 \text{ K}\Omega$, and $R_L = 2 \text{ K}\Omega$. The amplifier is driven by voltage source having a 200Ω resistance. What are the input resistance and the overall voltage gain of the amplifier? If the circuits allow a bias current increase by a factor of 4 while maintaining linear operation, what do the input resistance and voltage gain become?





Solution:

$g_m = 5 \text{ mA/V}$
 $R_L = 2 \text{ K}\Omega$ & $R_D = 5 \text{ K}\Omega$
 $R_s = 200 \Omega$

AC analysis

All Capacitors S.C
 reduce dc sources i.e. $V_{SS} = \text{S.C}$ & $V_{DD} = \text{S.C}$



To find $A_v = \frac{v_o}{v_s}$
 $v_o = -g_m v_{gs} (R_D \parallel R_L)$

$-v_{gs} = g_m v_{gs} R_s + v_s$
 $v_{gs} (1 + g_m R_s) = -v_s$
 $v_{gs} = \frac{-v_s}{1 + g_m R_s}$

$v_o = +g_m \frac{v_s}{1 + g_m R_s} (R_D \parallel R_L)$

$\frac{v_o}{v_s} = \frac{g_m}{1 + g_m R_s} (R_D \parallel R_L) = \frac{5 \times 10^{-3}}{1 + 200 \times 5 \times 10^{-3}} (2 \text{ K} \parallel 5 \text{ K}) = 3.57$


$$R_i = \frac{v_i}{i_i}$$

$$i_i = -g_m v_{gs}$$

$$v_i = -v_{gs}$$

$$\therefore R_i = \frac{-v_{gs}}{-g_m v_{gs}} = \frac{1}{g_m}$$

$$= \frac{1}{5 \times 10^{-3}} = 200 \Omega$$



(b)

$$\therefore g_m = 2\sqrt{K I_D}$$

$$g_{m1} = 2\sqrt{K I_{D1}} \quad ; \quad g_{m1} = 5 \text{ mA/V}$$

If I_D increase by factor 4 $\Rightarrow I_{D2} = 4 I_{D1}$

$$\therefore g_{m2} = 2\sqrt{K I_{D2}} = 2\sqrt{K \times 4 I_{D1}} = 2(2\sqrt{K I_{D1}})$$

$$g_{m2} = 2 g_{m1} = 2 \times 5 \text{ mA/V} = 10 \text{ mA/V}$$


$$\therefore R_i = \frac{1}{g_{m2}} = \frac{1}{10 \text{ mA/V}} = 100 \Omega$$

$$\frac{v_o}{v_s} = \frac{g_{m2}}{1 + g_{m2} R_S} (R_D \parallel R_L)$$

$$= \frac{10 \times 10^{-3}}{1 + 10 \times 10^{-3} \times 200} (2 \text{ k} \parallel 5 \text{ k}) = 4.76 \text{ V/V}$$

(5)

Q4: The two op Amps in the circuit shown are ideal. Find V_o , I_x and I_o



Solution

For op Amp ① $\Rightarrow V_i^+ = V_i^- = 0.5V$

$L_1 = L_2 = 0$

at node ①

$L_2 + L_7 = I_x \quad ; \quad L_2 = 0$

$L_x = L_7 \Rightarrow L_x = \frac{0.5}{1k} = 0.5 \text{ mA}$

For op AMP ② $\Rightarrow V_2^+ = V_2^- = 0 \quad ; \quad L_4 = L_5 = 0$

at node ②

$L_6 = L_3 + L_4 \quad ; \quad L_4 = 0$

$L_6 = L_3 \Rightarrow \frac{V_o - V_2^-}{10k} = \frac{V_2^- - V_3}{5k} \Rightarrow \frac{V_o}{10k} = \frac{-V_3}{5k} \times 5k$

$0.5 V_o = -V_3 \Rightarrow V_o = -2V_3 \quad \text{--- (1)}$

$\therefore V_3 = I_x \times 4k + 0.5V = 0.5m \times 4k + 0.5 = 2.5V$

$V_o = -2 \times 2.5 = -5V \Rightarrow V_o = -5V$

at node ③

$L_3 = L_o + L_x \Rightarrow L_o = L_3 - L_x$

$L_o = \frac{-V_3}{5k} - 0.5m = \frac{-2.5}{5k} - 0.5m = -0.5m - 0.5m$

$L_o = -1mA$

Q5:-

Find the overall voltage gain v_o/v_s and the differential input resistance of the amplifier shown. Assuming $\beta = 100$

Solution

$$I_{E1} = I_{E2} = I_E = \frac{I}{2}$$

$$I_E = \frac{1\text{mA}}{2} = 0.5\text{mA} \longrightarrow 2$$

$$I_C = \alpha I_E = 0.99 I_E$$

$$= 0.99 \times 0.5\text{mA} = 0.495\text{mA} \approx 0.5\text{mA}$$

$$r_e = \frac{V_T}{I_E} = \frac{25\text{mV}}{0.5\text{mA}} = 50\Omega \longrightarrow 1$$

$$g_m = \frac{I_C}{V_T} = \frac{0.5\text{mA}}{25\text{mV}} = 20\text{mA/V}$$

$$r_{\pi} = \frac{\beta}{g_m} = \frac{100}{20\text{mA/V}} = 5000\Omega = 5\text{K}\Omega$$

$$R_{id} = (1 + \beta)(2R_E + 2r_e) = (1 + 100)(2 \times 150 + 2 \times 50) = 40.4\text{K}\Omega \longrightarrow 3$$

$$\frac{v_o}{v_s} = \frac{v_o}{v_B} \times \frac{v_B}{v_s} \longrightarrow 1$$

$$\frac{v_o}{v_B} = \frac{R_C}{2R_E + 2r_e} = \frac{20\text{K}}{2 \times 150 + 2 \times 50} = 50 \longrightarrow 2$$

$$v_B = v_s \frac{R_{id}}{R_{id} + R_s}$$

$$\frac{v_B}{v_s} = \frac{R_{id}}{R_{id} + R_s} = \frac{40.4\text{K}}{(40.4\text{K} + 10)\text{K}} = 0.802 \longrightarrow 1$$

$$\frac{v_o}{v_s} = 0.802 \times 50 = 40.1 \longrightarrow 2$$

